Design and software implementation of library functions for electronic circuit simulation by Yazgan, Mustafa Nazım
QA
7 · £ · 6 4 ·
■узд
DESIGN AND SOFTWARE IMPLEMENTATION OF 
LIBRARY FUNCTIONS FOR ELECTRONIC 
CIRCUIT SIMULATION
A THESIS
SUBMITTED TO THE DEPARTMENT OF ELECTRICAL AND 
ELECTRONICS ENGINEERING 
AND THE INSTITUTE OF ENGINEERING AND SCIENCES 
OF BILKENT UNIVERSITY
IN PARTIAL FULFILLMENT OF THE REQUIREMENTS
FOR THE DEGREE OF 
MASTER OF SCIENCE
By
Mustafa Nazim Yazgan
1994
tarcftndcji L:l:^Ianm i§tir.
Θ,Α
6 (-f
‘ V35 
 ^ ЗЦ
B025 5 5 Ö
I certify that I have read this thesis and that in my opinion it is fully adequate, 
in scope and in quality, as a thesis for the degree of Master of Science.
ÂÂ q\aa/\a i İ îA ^
Assoc, rrof. Dr. M. Ali Tan (Sup^rvisor)
I certify that I have reeid this thesis and that in my opinion it is fully adequate, 
in scope and in quality, as a thesis for the degree of M<ister of Science.
Prof. Dr. /Abdullah Atalar (Co-Supervisor)
I certify that I have read this thesis and that in my opinion it is fully adequate, 
in scope and in quality, as a thesis for the degree of Master of Science.
Assoc. Prof. Dr. Omer Morgiil
I certify that I have retid this thesis and that in my opinion it is fully adequate.
Approved for the Institute of Engineering and Sciences:
A M Y
Prof.  ^Dr. Mehmet B aray^
Director of Institute of Engineering and Sciences
ABSTRACT
DESIGN AND SOFTWARE IMPLEMENTATION OF 
LIBRARY FUNCTIONS FOR ELECTRONIC CIRCUIT
SIMULATION
Mustafa Nazim Yazgan 
M.S. in Electrical and Electronics Engineering 
Supervisor: Assoc. Prof. Dr. M. Ali Tan 
Co-Supervisor: Prof. Dr. Abdullah Atalar
1994
In this thesis, the software implementation of “SIMLIB” , a library of elec­
tronic circuit simulation, is described. The building blocks of a circuit sim­
ulator, namely, input parser, types of analyses, methods and matrix solvers 
are discussed. The algorithms and some special techniques employed in this 
library, as well as ways of modifying the program are explained. SIMLIB has 
become a good environment for the researchers to try гınd develop new ideas 
on circuit simulation.
Keywords : Computer-Aided Design, Electronic circuit simulation, SPICE, 
AWE, AC ainalysis, DC analysis, Transient analysis, Newton-Raphson itera­
tion, Trapezoidal approximation, Matrices, C-f-+ programming language.
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ÖZET
ELEKTRONİK DEVRE SİMÜLASYONU İÇİN YAZILIM 
TASARIMI VE GERÇEKLENMESİ
Mustafa Nazım Yazgan
Elektrik ve Elektronik Mühendisliği Bölümü Yüksek Lisans 
Tez Yöneticileri: Doç Dr. M. Ali Tan 
Prof. Dr. AbdullaJı Atcdar 
1994
Bu tezde, bilgisayar destekli tasarım yardııruylageliştirilen, “SIMLIB” adını 
verdiğimiz bir elektronik devre simûlasyon paketi anlatılmıştır. Öncelikle dev­
re simûlasyonunun temel parçaları olem girdi okunuşu, analiz türleri, metodlar 
ve matris çözücüler hakkında kısa bilgiler verilmiş, ardından hazırlanan bu 
pakette kullanılan algoritmalar, özel teknikler açıklanmıştır. Bu paket prog­
rama eklemelerin ve yeniliklerin nasıl yapılacağı belirtilmiştir. SIMLIB, devre 
simülasyonu ile ilgelenen ariiştımacıların yeni fikirlerini denemeleri ve uygula­
maları için oldukça faydalı bir ortam oluşturmuştur.
Anahtar kelimeler : Bilgisayar destekli tasarım. Elektronik devre 
simülasyonu, SPICE, AWE, AC analiz, DC analiz. Geçici durum analizi, 
Newton-Raphson iterasyonu, Trapezoid yгıklaşım, Matrisler, C-f-f- program­
lama dili.
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Chapter 1
INTRODUCTION
In 1958, the fabrication of integrated circuits (IC’s) containing transistors and 
their interconnections on a single substrate was realized. The adv<tnces in IC 
technology are still continuing from that time on. By time, the capacity of IC’s 
has increased to contain millions of triinsistors on a very small area of silicon.
The fabrication process of IC’s is гm expensive procedure. Therefore, the 
analysis of the designed IC before its implementation plays an import£uit role. 
If the an£ilysis step is not taken into «iccount, some fatal bugs and errors in the 
design stage will end up with a costly, but useless chip.
The traditional way of analyzing simple circuits is the hand calculation. 
However, the complexity of the integrated circuits has reached such a level 
that the hand calculation of the entire circuit is almost impossible. A detadled 
verification by hand calculations of even a small part of a complex IC design 
takes an excessive amount of time. An economic solution to this problem is 
computer-iiided analysis. At this step, the concept of “simulation” of electronic 
circuits on computers arises.
Circuit simulation provides veirious eidvantages. Circuit modifications and 
corrections can be made before implementation. Eliminating such errors in an 
early design stage may lead to considerable savings in design cost and time. 
The second important point is that, extensive simulation capabilities gives the 
designer a deeper insight into the circuit behavior.
The circuit simulation techniques introduced in 1950s were used to ana­
lyze circuits with tens of transistors. Today, even though basically the same
techniques are used, the capacity of the simulators have increased to simu­
late circuits with tens of thousands of transistors. The advances in desktop 
workstations and parallel machines have forced researchers to adapt circuit 
simulators to the latest hardware developments. Nevertheless, accuracy and 
speed are two opposing f<ictors in circuit simulation. Therefore, the need for 
novel approaches and new methods continues.
An industry standtird for electronic circuit simulation is SPICE [1]. SPICE 
combines Modified Nodal Analysis (MNA) [2] with TVapezoidal Integration (in 
its time domain transient mode) and Newton-Raphson (NR) iteration [3], [4]. 
The combination of algorithms that forms the core of SPICE has been in use, 
with minor modifications, since mid-1960s. There have been meuiy attempts 
to improve upon SPICE, but no simulator has managed to replace its industry 
standard status.
Need For New Circuit Simulators
Everyday, new ideas and new methods are introduced to analyze circuits 
and systems. Also, the technological developments force simulators to cover 
new devices and simulate larger circuits. The point is to make simulators work 
faster, more efficiently, ciccurately and adaptively.
Some of the new methods used in the griiduate studies at Bilkent University 
can be given as follows:
Asymptotic Waveform Evaluation (AWE) technique Wcis introduced by 
Lawrence Pillage and Ronald Rohrer from Ceirnegie Mellon University, [5] to 
analyze the transient response of RLC circuits, by matching the initial boimd- 
ary conditions and a number of moments of the actual circuit to that of a 
reduced order of poles. Some of the simulation studies in Bilkent have been 
based on this concept.
Piece-wise Linear Asymptotic Waveform Evaluation (PLAWE) is a simulator 
package that employs AWE method, and uses piece-wise linear models of non­
linear circuit elements. [6] The former implementation was realized by a group 
of graduate students at Bilkent University. That has been followed by a de­
tailed research on PLAWE by Satılmış Topçu, as a Ph.D. study at the same 
university [7].
Nonlinear AWE (NOWE) method is proposed by Ogan OcaJi, as a nonlinear 
version of AWE method, that covers tmalysis of circuits having nonlinear ele­
ments [8].
Generalized AWE (GAWE) is amother extension of AWE method which uses 
multi point moment matching. This is the Ph.D. subject of Mustafa Çelik (9].
The method is especially employed for AC analysis of electronic circuit at high 
frequencies.
As it is seen that there has been a number of new studies on circuit simu­
lation at Bilkent University, which have to be investigated immediately to see 
whether they are worth studying or not. This is the point that has become the 
motivation of this work. Therefore, it is decided to implement a new circuit 
simulation tool.
The main goal is to create an eeisy-to-modify and extendible library which 
can be used to develop new circuit simulators. The program which is imple­
mented in this Master’s Thesis, consists a library of circuit analysis, that is 
called as SIMLIB. Furthermore, any type of devices, analyses, methods can 
easily be abided to this library. The style of programming is also a concept 
that has to be taken into account, so that further work on the program could 
be carried out easily.
As the result of this study, a complete set of library is implemented. A 
simulator based on these modules is written. The modules are, input parser, 
sparse matrix setup and solver, Newton-Raphson iteration, DC circuit solver, 
DC sweep aniJysis, AC analysis, transient analysis and some circuit element 
libraries, which will be explained in the following chapters.
The program is implemented in C-f-h [10] on Sim *  Workstations running 
under UNIX  ^operating system.
C-f-f is a version of C, a very common programming language. It is designed 
to
- be a better C
- support data abstraction
- support object-oriented programming (OOP).
The styles of programming typically used in C are “procedural programming” 
and “modular programming” . C-f-l- is a “better C” , because C -f-f provides 
better support for these styles of programming than C does, while C+-|- does 
not lose any generality and efficiency and remciins almost completely a superset 
of C.
It is apparent that OOP will be the programming style of the future because 
of its advzmtages over most of the classical languages. Therefore, it has been 
decided to implement the libraries in C+-1-.
‘ SUN is a trademark of Sun Microsystems.
*UNIX is a trademark of AT&T Bell Laboratories.
In Chapter 2, a brief discussion on some basic building blocks of a circuit 
simulator, that are implemented in SIMLIB is presented to explain what a 
circuit simulator does conceptually. Moreover, Chapter 3 leads the new pro­
grammers to the details of the program. In this chapter, the implementations 
of input parser, analyses and AWE method are shown in an algorithmic way. 
In the same chapter, the implemented parts of SIMLIB axe listed and adding a 
new type of analysis and a new element to this librau-y is given with an exam­
ple. This part of the thesis, together with the appendices is prepared to serve 
as a manual for SIMLIB.
Chapter 2
BASIC CONCEPTS OF A 
SIMULATOR
In this chapter, three basic parts of an electronic circuit simulator are covered 
briefly. In the first section, the interpretation of the circuit declaration (in other 
words Input Parser) is explained. In the second section, some types of гmalysis 
that are applied to electronic circuits are introduced. Some methods employed 
in these analyses are also mentioned. In the third section, formulation of the 
circuit in matrix form is discussed.
2.1 Input Parser
Generally, an electronic circuit is described in text format so that it can be 
viewed and typed by human beings. However, this style of declaration has to 
be interpreted by the simulation progrcim to carry out the operations faster and 
easily using its internal database, this job is done by the parser. Furthermore, 
the input parser has to make error detection and correction to prevent from 
the erroneous results, and warn the user for wrong declarations.
Inputs and Outputs
The input that is eiccepted by SIMLIB is a SPICEl-like circuit definition as 
a text file. The style of the definitions are explained in Appendix A, SIMLIB 
Manual. The output is the global variable “circuits” , which is an interntJ struc­
ture consisting the circuit definition, devices, models, anedyses to be performed,
output formats, etc. (see Appendix B)
Two main functions of the input parser are:
First Pass Counts the number of each device, puts the node names in the node 
table, puts the voltage source names (or current-controlled elements) in 
the voltage source table (table structure is explained in Appendix D), 
checks the number of parameters of the device declarations and reports 
errors.
Second Pass Converts the node names and voltage source names into index numbers 
using the tables, checks the parameters, initirdizes the values of some 
devices. The index numbers will be used as pointers to the elements of 
matrix that will be formed during the analysis parts.
The program flow chart of the input parser is shown in Fig. 2.1.
Figure 2.1: Input Parser Flow Chart 
M odularity o f  the input parser
Every device is responsible for checking errors and setting up its field in the 
memory. Therefore, if addition of a new device or a new type of option card is 
required, its new first pass, second pass, and field creation functions should be 
created. Adding a new device and type of anaJysis aure explained in Chapter 3, 
Section 5 in detail.
Errors handled
Undefined cards and devices are reported. Specific input errors belonging 
to a device are htindled in its corresponding functions, such as, unexpected 
number of pzu-ameters and typing errors of numbers.
2.2 Types of Analyses
The main part of a simulator is the analysis part. The operations that will be 
performed on the circuit is defined in this ptirt. There are a number of ainalysis 
types that are mainly applied to electronic circuits. Also, the new methods 
have been introduced in some of these aneilyses. However, since the aim in 
this work is not to cover all the existing analyses and methods, it is tried to 
build an extendible library, which can be used to develop any kind of analyses. 
Nevertheless, most common ones cure implemented. They are considered in this 
section.
The types of analyses are explained in brief, on the following simple exam­
ple. The manual method is employed for this section.
DC Analysis
C=100nF
Figure 2.2: A Simple RC Circuit
The circuit in Fig. 2.2 consists only two resistors, a capeicitor and a voltage 
source. Therefore, it is a linear, dynamic circuit. First of all, consider the DC 
operating point. The capaicitor can be discarded in this case and writing down 
the KCL and KVL equations, the unknowns — current through the voltage 
source, and the node voltages— are found as follows:
tV -  *m =  0 
ÍR1 -  ÍR2 =  0 
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V r i  =  Cl — cj =  İ r \  · jRl 
^R2 = = XR2· B2
tV = 50mA, Cl =  lOV, cj =  bV
This is the DC operating point solution of the linear circuit.
AC Analysis
AC analysis can also be called as the frequency response of the circuit. 
This time, the capacitor is replaced by a frequency dependent complex valued 
resistor. And the value of the voltage source is replaced by 1 (that is, the 
magnitude). The equivalent circuit is shown in Fig. 2.3. At this step, the 
same type of operations as in the DC anaJysis part will be carried out on the 
given range of frequencies. These operations are complex due to the value of 
the capacitor-and in general, dynamic elements. Then the AC analysis of the 
circuit is completed.
j(oC
Transient Analysis
In this type of amalysis, the response of the circuit is examined as the 
function of time. In this case, the dynamic elements, energy storage elements 
have to be taken into account. This analysis is generally used to compute the 
delay of the circuits, and how they respond to different inputs (impulse, step, 
ramp, pulse).
The transient behavior of the above example is calculated exactly as follows 
(initial voltage on capax:itor is assumed to be zero):
Vc{t) =  Vv
R2
Ri +  Ri
where Vy is the value of the voltage source.
8
(1 -
However, the solution is not that easy for larger circuits. The exact solution 
can not be formulated in most o f the cases. Then, some approximations, which 
are used to linearize the circuit, have to be done. In this work, the trapezoidcil 
approximation is used.
TVapezoidal Approximation
In the transient analysis of the dynamic devices, like capacitors and induc­
tors, integration approximations have to be used to express them as a set of 
linear equations.
Consider a capacitor as an example:
O
+ ·
i = C
T
dv
dt
Figure 2.4: Capacitor
The capacitor voltage in terms of the integral of the capacitor current is:
1
v{t + Ai) = v(t) -I- -  jf t(r)d-
One can consider approximating the integral equation in three possible 
ways:
f(t+^0 
jf t(r)dr
At · t(i)
At · i(t + At)
Forwau-d Euler (FE) 
Backward Euler (BE)
2 [*(0 +  *(^  +  ^ 0 ]  Trapezoidal (TR)
In this work, the trapezoidal approximation method is used to update ca­
pacitor voltages eind inductor currents. And the equations for the capacitor 
forms to be:
v(l + Ai) «  v(l) + ^ i(t )  + ^ i ( l  + At)
This equation shows that a capacitor at any instant can be repl2iced with 
its Thevenin or Norton equivalent. In SIMLIB, Norton EquivгJent is preferred 
as depicted in Fig. 2.5.
k-Cz-tA t)
+ i(i+át)
í>
•T /  =i(0 + —  v(0 A i
i
R = — e<I C
J
Figure 2.5: Norton equivalent of a capacitor using Trapezoidal Approximation
Note that, the three types of approximations are one step integration ap­
proximations. Moreover, higher order integration can also be considered, which 
employs several preceding time-points to predict the value at the next step bet­
ter. These complex methods consume excess amount of time, hence they are 
not used in most of the circuit simulators.
R
A A A ^
Ó V
Figure 2.6: Simple Diode Circuit
Nonlinear Case
Consider the diode circuit example as shown in Fig. 2.6, a manual approach 
to find the current through the diode would be as follows:
td =
V - v ¿
R
id = -  1)
Graphically, it is seen that the solution can be found by load line method 
[11]. Computationally, some iterations have to be made to reach the solution. 
An iteration simply consists of assigning a guess for the solution, initieJly. Then 
solving the equations above, the error — the difference between the guess and 
the result— is obtained. According to the error, the guess is revised. Same 
steps are repeated until the error is sufficiently small. One common way to 
realize this type of iteration is the Newton-Raphson algorithm which will be 
pointed out later in this section.
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To handle these operations on the computer, nonlinecir devices have to be 
linearized. At every step of iteration, using the operating point of the nonlinear 
devices computed at the previous step, their linear models are replaced. For 
example, the Norton equivcdent of the diode is replaced in the previous circuit. 
It is depicted in Fig. 2.7.
Geq
Figure 2.7: Linearization of Diode
where Ge, =  I, ■ exp{-^)IVt
and /^  =  / . [ e x p ( - ^ ) - l ] - G „ - V ;op
Vop is the DC operating point of diode.
As can be viewed from the previous analysis types, every circuit is converted 
to its equivalent linear form. Therefore, the solution is obtained by performing 
linear DC analysis. All ainalyses can be based on the solution of the linear 
equivalent of the circuit.
N ew ton-R aphson A lgorithm
Newton-Raphson iteration is the most importamt part of DC cind IVansient 
analyses. The Newton-Raphson algorithm seeks to solve the nonlinear equation
f {x)  =  0
iteratively by successive solution of a set of linearized approximations to this 
equation.
The flow diagram of the Newton-Raphson (NR) algorithm is shown in Fig. 
2.8. Every nonlinear device is searched in every step of NR iteration, and 
linearized гw:cording to the solution coming from the last step. As an example, 
linearization of diode is described in the previous part and shown in Fig. 2.7.
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Figure 2.8: Newton-Raphson Algorithm Flow Diagram
Then, the equations are formed according to the new circuit —which is linear— , 
and solved until two successive solutions are sufficiently close.
Newton-Raphson iteration may not always converge. Accordingly, there 
heis been various modifications on the pure form to help convergence. One way 
that is tried at Bilkent University is using piece-wise linear (PWL) models [12]. 
The NR algorithm may fail if it caji not visit the right set of lineM regions of 
the elements that the real solution lies. In PLAWE, a possibility of changing 
region randomly is included, to assure convergence. Eventually, the right set of 
regions where the solution lies will be found, even if there is a chain of wrong 
solutions.
A special treatment about diodes is taken into consideration to help conver­
gence in this work. Diode model is modified as depicted in Fig. 2.9. To avoid 
numerical errors and lots of iterations — which au-e a result of the exponential 
behavior—, the function is considered as a line that is tangent to the ideal one 
at the point where uj =  1.0 , for vj > 1.0. It is shown as a dotted line in Fig. 
2.9. Such modifications on the models of some nonlinear devices must be done 
to help Newton-Raphson algorithm to find the solution easier.
The flow diagram of nonlinear version of DC Analysis is shown in Fig. 2.10. 
The loop is adso called Newton-Raphson iteration.
12
o
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V
Figure 2.9: Diode Model
Another type of analysis is DC sweep analysis. It is performed to examine 
the effect of a source. The value of an independent source is swept in a range, 
then the solution is found as a function of this varying input. This calls DC 
analysis part with the new value of the input at every step. The flow diagram 
is shown in Fig. 2.11.
The flow diagrams of AC ancdysis and nonlinear version of TViinsient anal­
ysis are shown in Figs. 2.12 and 2.13, respectively.
Revised
guess
Figure 2.10: Nonlinear DC Analysis
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Figure 2.11: DC Sweep Analysis
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The method Asymptotic Waveform Evaluation (AWE) can be employed in 
AC and Transient analyses. This is an approximation of response of linear 
circuits by a reduced order of polynonaial rational. It will be mentioned in 
Chapter 3, in detail.
2.3 Matrix Setup
As it has already been remarked in the previous section, every type of analysis 
can be handled by replacing the circuit with its DC equivalent and performing 
linear DC analysis. That is, the core of the simulator is the solution of set of 
linear equations. This approach leads us to matrix concept, as linear equations 
can have a matrix form.
The equations of the sample circuit in Fig. 2.2 can be rewritten in terms 
of the unknowns, ei,C2 and iy as follows:
Gl · Cl + —G\ · +
~Gl' Cl T {G\ T G2) · C2
Cl
15
- t v  = 0
0
V
It is apparent that these equations can be formed as a matrix equation
Gl -G l  -1  
-G l  {Gl + G2) 0
1 0 0
Cl ‘ 0 ‘
C2 0
«V V
Solving this matrix equation yields the results.
Now concentrate on how a matrix belonging to a certain analysis is created.
Types of matrix formulation
There axe two common formulations. One is Nodal Analysis and the other 
is Sparse Tableau Analysis (STA). [11] There is cdso Loop Analysis, which is not 
generally used in circuit simulators. Most common usage of Nod£il Analysis is 
its modified version, which will be referred as Modified Nodal Analysis (MNA). 
[2 ]
In PLAWE [6], STA formulation is used. STA is easier to setup, but it 
produces larger sized matrices and requires more memory space than MNA, 
which also decreases the efficiency of the solvers, esjjecially for circuits having 
lots of elements.
Modified Nodal Analysis
Modified Nodal Analysis is used to formulate a circuit as a form of matrix 
equation. As the name suggests, it is the generalization of NodaJ Analysis, 
which can only cope with voltage controlled elements. MNA was introduced to 
deal with problems «issociated with any other type of elements, such as voltage 
sources and current-controlled circuit elements. It includes KCL and Brajich 
Constitutive Relations. So far, many types of matrix formulations are used in 
the circuit simulators, but MNA has become the most widely used one. An 
industry standard, SPICE also uses MNA.
The matrix equation formed by using MNA can be partitioned as:
> n E ' e ’ j
F D i K.
where K  is the nodal admittance matrix, the contribution of each element 
is inserted into this matrix, as long as currents can be expressed as explicit 
functions of voltages.
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E is the incidence matrix of the voltage sources and current-controlled 
elements of the circuit. F and D (can be called as Branch Constitutive Rela­
tions) contain the contributions of the circuit elements which are not voltage 
controlled.
The vectors J and K  represent the contributions of the excitation sources, 
i.e., independent current and voltage sources.
Setting up MNA Matrix
The main advantage of dealing with matrix type of equations is that the 
contributions of all the individual elements can be inserted directly at appro­
priate places in the matrix. Therefore, setup functions of every device can be 
written independently. These setup functions of the elements and devices are 
called “stencils” . In Fig. 2.14, the contribution of a resistor in MNA matrix is 
depicted. The stencils implemented in this work are given in Appendix C.
In every step, setting up MNA and destroying it after finding the solution 
takes a lot of time. Keeping the old MNA and adding it only the differences in 
the values of the devices saves time. Therefore, every device has an initial setup 
part that forms the MNA at the first step and next-step parts that introduces 
the changes in their values. For example, the resistors are only visited at the 
first step, since their values do not change throughout the analysis. However, 
this method of matrix setup may cause numerical errors if the entries of matrix 
are near zero or the matrix is ill-conditioned.
R C
n1
' n1 ' n2
i> , ...
n2
G -G
G G
'n i
... e n2
0
0
i : index of node n into MNA e : node voltage of node n G = 1 /  R n n
Figure 2.14: Stencil of a Resistor
Since every analysis introduces a different method, different functions are 
written to handle them. Therefore, an analysis should visit appropriate setup 
functions to build up the MNA matrix. However, for example, in the DC 
sweep analysis, since capacitors have no effect on the result, no function is
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implemented in DC, for capacitors. Adding a new analysis means writing 
these functions (stencils) for every device and calling them according to the 
method employed. Addition of a new analysis type is described in Chapter 3, 
Section 5.
2.3.1 M atrix Solvers
In SIMLIB, real and complex matrix solvers are used. Using the complex 
library of C ++ , converting a real matrix package into a complex package is 
very simple, therefore doing operations on complex numbers is the same as the 
real numbers, which is an adveintage of C ++. First a sparse matrix package 
and a non-sparse matrix package is written and then their complex versions 
are created.
Sparse Matrices
The resulting matrix of a Nodal Equation set of an electronic circuit, has 
in general lots of zero-valued elements, because every node is not connected 
to every other node. Such matrices are called Sparse Matrices. Moreover, for 
much larger circuits, the MNA or STA matrices are much more sparse. Even 
the percentage of the zero-valued elements reaches to 99%. Sparse Matrix 
Packages take advantage of this property; reduce storage requirements; and 
reduce the number of floating point operations entmled for LU-factorization 
and FBS. [3]
Non-sparse Matrix Solvers
In the moment analysis part,(explained in Chapter 3, AWE method) non- 
sparse matrices are used. Since the matrices are non-sparse, using sparse tech­
niques introduces lots of overheads. Therefore, creating all the elements of the 
matrix and performing operations on it is a better way. It doesn’t have to use 
indexing methods, managing memory is simpler.
All the matrix packages used for this work are explained in detail in Ap­
pendix D.
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Chapter 3
ALGORITHMS AND  
IMPLEMENTATION
In this chapter, the <ilgorithms of the input parser, analyses and AWE technique 
are listed and explained so as to introduce how the program works. In the 
fourth section, the implemented parts are mentioned. Finally, modification of 
the existing library is explained with two examples in the last section.
3.1 Algorithm of Input Parser
1 Initialize the “circuit” * structure. That is, open field, set the variables 
to their initial values.
2 Start with the first line of the input file consisting the circuit definition 
for performing the following step.
3 Check the first character on the current line. If it is valid, call the 
“first-pass” function of the corresponding class, else print the error mes­
sage and exit.
Note : These functions are written according to the style of definition 
of each device. The node names are inserted into node tables, (table 
structure is explained in Appendix D) to be able to convert them into 
index numbers in the step. And errors in the declarations are reported.
*The reader may look at the Appendices B and C for the database and matrix setup 
functions to check the quoted words.
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4 Read the next line and repeat step 3 until end of file is reached.
5 Create field in the memory for the devices declared by calling “cre- 
ate-field” functions of them. The size, that is the number of the devices 
are counted in step 3.
6 Go back to the first line of the input deck.
7 Check the first character on the current line. If it is valid, call the “sec­
ond-pass” function of the corresponding class, else print the error message 
and exit. In these functions the parameters are reaxl and inserted into 
their corresponding fields.
8 Compute the size of circuit and matrix according to the analysis type to 
be applied. The size is the sum of number of nodes, voltage sources and 
current-controlled elements.
9 Return the “circuit” structure which contains device classes and the op­
tion cards and type of analysis that will be performed.
3.2 Algorithms of Analyses
Assuming that the input parser is called, the data is ready in the “circuits” 
structure.
DC sweep analysis
1 The source -whose DC value will be swept in a range- is set to the initial 
value.
2 The solution array is initialized to zero. The solution array is the vector 
of unknowns of the MNA function.
3 Call “set-MNA” functions^ (stencils) of each device, except capacitors 
and nonlinear devices.
4 Call Newton-Raphson iteration function, which is outlined as follows:
4.1 Add the linearized models of the nonlinear devices into MNA by 
calling “set-MNA” functions of them. (These functions require op­
erating point, which is extracted from the solution array.)
^All o f the MNA set up functions are given in Appendix C.
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4.2 Solve the resulting matrix equation.
4.3 Compare the old solution array with the new result. If the difference 
is not sufficiently small, then assign solution array the new result 
and goto step 4.1.
5 Print out the desired entries of the solution array. This is defined in 
the .print card of the input deck (See Appendix A), and the “circuits” 
structure consists this information.
6 Increment the source value. If last value is not reached, then goto step 4.
7 Print out the statistics. (Solution time, number of iterations, etc.)
AC Analysis
In AC analysis, the Matrices are complex, so the functions for this analysis 
uses complex sparse matrix package.
1 Set frequency to the start value.
2 Call “set_CMNA Jncond” functions of each device. The complex MNA 
matrix will be formed.
3 Solve the complex matrix equation.
4 Print out the desired entries of the solution array, in the given format 
(magnitude, phase, real or complex part).
5 Increment frequency. If it is the last value, then stop.
6 Call “set_CMNA” functions of each device. Goto step 3.
7 Print out the statistics.
Transient Analysis
1 Specify whether the circuit contains nonlinear elements or not.
2 Call “set-MNA jncond” functions of each device.
3 If the circuit is linear, solve MNA equations, else call Newton-Raphson 
to get the solution. This yields the initial condition.
4 Print out the desired entries of the solution array.
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5 Destroy MNA, ajid call “set.MNA” functions of each device, except dy­
namic elements. MNA is created again since the size is changed because 
of the initial conditions of capacitors and inductors has introduced a 
larger circuit at the second step. This time the circuit is smaller.
6 Increment time.
7 Call “set_MNA” functions of dynamic elements. Norton equivalents of 
capacitors and inductors are inserted according to the trapezoidal ap­
proximation.
8 If the circuit is linear, solve MNA equations, else call Newton-Raphson 
to get the solution.
9 Print out the desired entries of the solution array.
10 If the end of analysis time isn’t reached, then goto step 6.
11 Print out the statistics.
Some example circuits and print-outs are given in Appendix F.
3.3 Algorithm of AWE Method
AWE (Asymptotic Waveform Evaluation) technique is a new approach which 
is used in timing analysis of RLC interconnect trees. It approximates time 
response of a state variable by less number of exponentials, and frequency 
response by a lower order polynomicd rational. This method finds moments of 
the actual circuit (integral or derivative) and matches them to the polynomial. 
New revised versions of AWE are used to find nonlinear circuit solutions, and 
it is adapted to frequency analysis.
For the theoretical details of AWE see the references [5], [13], [14], [15],[16], 
[17],[18],[19],[8]. Now, concentrate on the computational algorithm to simulate 
a circuit using AWE :
1 2q-l moments axe needed. These could be integral moments, derivative 
moments or a combination of them.
The moments are found as follows:
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Integral momenta : First, find the DC operating point of the circuit 
(open circuit capacitors, short circuit inductors). Call the capacitor volt­
ages and inductor currents ml*j moments. (A superscript C is used for 
capacitor moments and L is used for inductor moments.) Then
1. Set independent sources to zero.
2. Replace capacitors with current sources of value C · m f
3. Replace inductors with voltage sources of value L · m f
4. Compute the resulting circuit. The voltages across capacitors are 
m[^j, and the currents through the inductors are m,^j.
5. Return to step 2., and find the next moment until / reaches the last 
index of integral moments to be calculated.
Denvative moments : This time replace capacitors and inductors with 
voltage and current sources respectively. The values are set to their initial 
conditions. Call the solution (capacitor currents and inductor voltages) 
moment.
1. Set independent sources to zero.
2. Replace capacitors with voltage sources of value m^/C
3. Replace inductors with current sources of value mj^ /L
4. Compute the resulting circuit. The currents through capacitors are 
m^_j, and the voltages across the inductors гu·e
5. Return to step 2., and find the next moment until k reaches the last 
index of derivative moments to be calculated.
Note that the index of the first integral moment is 0 and the others follows 
as 1, 2, 3, . . . ,  the index of the first derivative moment is -2 the others 
follows as -3, -4, -5, . . .  . m_i is the DC solution of the circuit. So it is 
neither called integral nor derivative moment.
2 Using these moments form the matrix equation as, (supposing there are 
n integral and m derivative moments, (m + n + 1) should be even)
-m-n-3
-m-n-3
(*)m(,_i) (*)m, (*)m(,+i)
(*)m,
mm-i
Oq (*)m,
(*)"*(7+l)
02 (*)m(,+2)
m +  n - f l  j / \  where q = ---------------and (*)
— 1 i f  index < —I 
1 otherwise
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The solution is the coefficients of polynomial,
C"(A) = qq T fliA T Q 2 ^  ■{■··· T Qj- iA^   ^T a*
3 The reciprocгıl of the roots of this polynomial gives us the approximate 
poles of the state variable x, where x can be represented as,
x{t) =  X ;
Pj are the poles, and kj are the corresponding residues.
4 Obtaining the Vandermonde matrix we can find the residues of the poles,
i/k = mi
■ Af" A*"" ··· V  ■
t/ =
Ar"+* \-n+lA2 . . .
and mi =
-m _n-2
x r \r^ ··· x r  .
where A,· ’s are the roots of C'(A), and m/ is formed by the first lower-order 
q moments.
5 The solution of the matrix equation in the fourth step yields the residues. 
Then the approximation for x{t) is found.
For this method, a complex polynomial root finder and a moment class is 
implemented. The flow diagrams are given in Figs. 3.1 and 3.2.
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Figure 3.1: Diagram of the Polynomial Root Finder
Figure 3.2: Flow diagram of Moment Matching
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SIMLIB is a collection of library functions for electronic circuit simulation. As 
it cam be viewed from the chart in Fig. 3.3, some of the circuit elements and 
their analysis functions are implemented. One can fill the blcinks or add a new 
row, which means adding a new device, or add a new column, which means 
adding a new analysis type. This is explained step by step in the next section.
3.4 Implementation
AC DC TRAN
Capacitor 
CCCS 
Current S. 
Diode 
Inductor 
Resistor 
Trans. Line 
Two Port 
VCCS 
Voltage S.
: Represeols the implenieoled fuoctiaos
Figure 3.3: Analysis vs. Elements
Besides, some routines that control the flow of the prograun are imple­
mented. One of these routines checks the “jobs” structure, which is embedded 
in “circuits” structure  ^ and calls the corresponding functions. That is AC, 
DC or transient analyses. Then in these analyses the stencils of the devices 
are called.
Also matrix packages which is used to form a matrix equation and to solve 
this are implemented. The table package which is used for indexing in the 
input parser part is written. Both packages are implemented by Ogan Ocah. 
The usage of them are given in Appendix D.
The remaining functions and their usage are given in Appendix E. And 
some of the source listings are added.
^Details o f the database is given in Appendix B.
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One of the requirements of this work is to create an easy-to-modify library. This 
property will be described with an example in this part. Examining Appendix 
B and E, directory structure and variable declarations will be helpful before 
going into details of the program.
3.5 Modification
3.5.1 Adding a New Device
In this part, a “capacitor” as an example to a new device is described.
1. Write “capacitor” class.
(a) Write the include file of the class, which declares the variables and 
the functions related to the element. Add it to the file “simlib- 
home/include/twoterm.h” .
class cap {
int anl»*n2» 
count;
doubla aval,
♦ ic,
aIeqp,aGeqp;
// nod· indic«s
// used as internal pointer
// value of the capacitor
// initial condition
// equivalent 1,0 at the previous step
public: 
int capno; // total nuiber of capacitors in the class
capO ; // construction
‘capO ; // destruction
void first.passdncirc ecurcirc); // Input 
void create.fieldO; // Parser
void second_pass(incirc ecurcirc); // Functions
void set.NIACdouble esol,double dT); // Transient an. stencil func.
void set.CNIA(double freq); // AC analysis stencil func.
void list.allO;
>;
(b) Write the class functions in a file “simlibhome/source/devdir/capacitor.C” .
•include "includes.h"
/•♦eeee
capacitor class definitions 
sees···/
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cap::cap() // initial declaration
{
capno ;^
count^O;
>
cap::'cap() // destruction function
{
// cout << "Cap. destroyed!";
>
void cap;:first_pass(incirc acurcirc)
/♦♦*♦
usage : Cxxxxu nodel node2 value <ic*noAber>
no. of paraneters of capacitor should be at least 4.
global variables;
uord.nuM : no of uords on a line,
vord_list[i] : the i’th oord on the line.
nodel and node2 are added to the **nodetable*’.
capno is increaented at every call.
eeee/
<
if (vord.nua<4) {
sprintf(aess,"Error in capacitor Is !\n"»vord.list[0]); 
erroraessO ;
} else {
curcirC'*>nodetable .putsyaCuord.listCl]) ; 
curcirc->nodetable.putsya(vord.list[2]); 
capno-M·;
>
>
void cap: icreate.fieldO
{
nl « nev int[capno]; 
n2 ■ nev int[capno]; 
val * nev double [capno] ; 
ic ■ nev double[capno]; 
leqp ■ nev double [capno] ;
Qeqp » nev double [capno] ;
}
void cap::s6cond.pass(incirc acurcirc)
{
int iBcount;
// using the sya table *^nodetable’* insert values nl,n2.
// nl and n2 are index nuaber vhich vill be used to point to an HIA entry. 
nl[i] " get.index(curcirc,vord.list[l]); 
n2[i] ■ get.index(curcirc,vord.list[2]):
// read.nua returns 0 if there’s an error in typing of the value,
// or converts the string into a double.
if(!read.nua(vord.list[3],val[i])) {
cout «"Error in " «vord.list [0]«" value !\n";
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>
// if th«r«^8 an error in i.c. value it is taken as 0. 
ic[i]«0.0;
if (!strc*p(gord.list[4] ,”ic··) fti (vord.list[5] [ 0 ] » ’« >)) 
if(!read.nuaCvord.list[6],icCi])) 
ic[i]»0.0;
•xit(l);
OeqpCi] ■ 
count++;
leqpCi] « 0.0;
>
/♦♦♦* This function is used for transient analysis ♦♦♦♦♦/ 
void cap::set.HIA(double asol»double dT)
<
double Vop»Geq,Ieq,Iadd,Gadd;
for (int i=0 ; i<capno; !+♦)
{
Geq « (2.0sval[i])/dT;
0.0) At (leqpCi] ««0.0)) { // At the first step 
Geq e ic[i] ; // these will be
// evaluated according to the ic value
// For the next steps 
// leq and Geq will be 
It calculated using Vop 
ft found at previous step
if ((GeqpCi] *»
ladd ■ leq ■ Ieqp[i]
Gadd ■ GeqpCi] « Geq ;
> also {
if (nl[i]>-l)
Vop ■ sol[nl[i]]; 
if (n2[i]>-l)
Vop -* sol[n2[i]]; 
ladd ■ Vopa(Geq+GeqpCi])-2eIeqp[i] ; 
leqpCi] +■ ladd ;
Gadd ■ Geq - GeqpCi];
GeqpCi] * Geq;
>
if (Gadd!-0.0) { 
if (nlCi]>-l) 
ins.PKH»nl Ci] .ni Ci] .Gadd) ; 
if (n2Ci]>-l)
ins.N(H,n2Ci].n2Ci].Gadd); 
if ((nlCi]>-l) At (n2Ci]>"l)) { 
ins.H(H,nlCi].n2Ci].-Gadd); 
ins.H(H.n2Ci].nlCi].-Gadd);
>
// Stencils, see appendix C
i f  (nlCi]>-l)
ins.b(b,nlCi].ladd); 
i f  (n2Ci]>-i) 
ins.b(b.n2Ci],-Iadd);
>
/eee«#e XC analysis part ♦·♦♦♦♦♦♦/ 
void cap::set.CraiA(dooble f)
<
coeiplex Gadd;
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for (int i»0; Kcapno; i’*·'*·) {
Qadd ■ co»plax(0,2*PI*f*val[i]); // AC equivalent inpediance of cap.
inB.H(CH,nl[i],nl[i],Gadd); 
ins.H(C«.n2[i].n2[i].Qadd);
inB.H(CH,nl[i].n2[i].-Oadd); 
ins.H(CN.n2[i].nl[i].-Qadd):
// Stencil of cap.
/♦♦♦♦♦♦♦ listing of all capacitors in the class ♦*♦♦♦♦*/ 
void cap::list.all()
{
for (int i»0; Kcapno: i-f-+)
cout«*'cap["«i«··] - ••«nl[i]«".''«n2Ci]«'*.val="«valCi]«"\n”:
>
So the capacitor class implementation is completed.
2. Add the capacitor class to the “circuit” structure, which is explained in 
Appendix B. It is declared in “simlibhome/include/inp.h” .
typedef struct inckt {
char esubna··:
res eresistor: 
vs •Tolt:
cap «capacitor: // should be added.
} incire:
3. The input parser functions should be called from the input parser module. 
It is the file “simlibhome/source/input/device.C” .
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void first_pass(incirc *curcirc)
{
curcirc“>capacitor ** new cap; // should be added.
while (parse_file(infile>) { 
lineno++;
switch (word_list[0][0]) {
case *c* : //
case : //
curcirc->capacitor->first_pass(curcirc); // should bo added,
break; //
void croato_'fioldsO
{
temp->capacitor->croato_field(); // should bo added.
>
void second_pass(incirc »curcirc)
{
while (parso_file(infile)) { 
linono++;
switch (word_list[0][0]) {
case c^^  : // should bo added,
case :
cureirc“>capacitor->socond_pass(cureire); 
break;
At this step capacitor can be accepted as an element in the input deck.
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4. The transient analysis function is “simlibhome/source/analyses/tran.C” . 
This module calls “set_MNA_dyn” function, which calls the transient 
analysis stencil functions of all the dynamic elements. “set_MNA.dyn” 
is in the file “simlibhome/source/methods/mna.C” . “set_MNA” function 
of the class capacitor should be added in here.
void sot.MIA_dyn(double ♦sol)
{
circ->parent“>capacitor->8et_MIA(sol,circ->job.step); // should be added.
5. The AC analysis function is “simlibhome/source/analyses/ac.C” . This 
module calls “set_CMNAJncond” and “set.CMNA” functions, which are 
the complex version of set_MNA. These functions are in the file “simlib- 
home /  source/methods/mna. C” .
void set.CMIA.incondO 
{
circ->paront->capacitor->sot_CHIA(circ->job.start); // should be added. 
// initial value 
>
void set_CMIA(double f)
{
circ->paront->capacitor->sot_CMIA(circ“>job.step); // should bo added.
// next step additive value 
}
After the completion of the steps above, capcicitor is added to the simulator 
for transient and AC analyses. Note that it is easier to copy one of the existing 
device classes and make the changes on this file.
3.5.2 Adding a New Analysis
DC analysis will be explained as an example for a new analysis.
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1. To parse the analysis declaration in the input deck a “read.dc” function 
is added to the class “jobs” . Include file is “simlibhome/include/jobs.h” .
class jobs { 
public:
void read.dcO;
};
And write the function in file “simlibhome/source/input/jobs.C” .
void jobs::read_dc()
{
/♦♦♦
usage: .dc vs.nane start_value stop.value step.value 
***/
if (word_num<5) {
strcpy(mess,"Error in .dc card! (check number of words)\n"); 
errormessO ;
>
dcok=l; // dcok flag is set TRUE,
// meгLns DC emalysis will be performed 
strcpy(vsname,vord_list[1] ); 
if (!(read_num(vord_list[2],start) kk 
read_num(vord_list[3],stop) kk 
read_num(vord_list[4],step)>) { 
strcpy(mess,"Error in .dc card! (check numbers)\n"); 
errormessO ;
}
Note that vsname, start, stop and step are public variables of jobs. See 
Appendix E for details.
2. Reading the analysis card should be added into the “first.pass” function 
of the input parser .
void first_pass(incirc »curcirc)
{
if (!strcmp(word.li8t[0],".dc")) { 
circ“>job.read_dc();
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b reak ;
3. The MNA setup functions (stencils) should be added to the device classes 
that are supported in the new analysis. See Appendix C for information 
about stencils.
For example, “set-MNA” function for a resistor will be written as :
void res::set.NlA()
{
if (resno<l) return;
int ni,nj; 
double ival;
for (int i=0; i<resno; i++) {
ni = nl[i]; // node indices
nj » n2[i] ;
ival » 1.0/val[i]; // G = 1/R
ins_N(N,ni,ni,ival); // stencil for resistor
ins.H(H,nj,nj,ival); 
ins.M(N,ni,nj,-ival); 
ins_H(M,nj,ni,-ival);
4. Write the “set_MNA” function in “simlibhome/methods/mna.C” which 
calls the stencil functions of the devices.
void set.NIAO
{
int size;
size * circ->totalsize; //get the size of the NIA natrix 
// This size is set in the input parser
N * spmcreateCsize»size);
b » neu double[size];
for (int i»0;i<size;i··-··) b[i] * 0.0;
circ->parent->reAistor->set_HIA(); 
circ->parent->volt->set.HIA();
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c i r c “ >parent->VCCS->set_MIA();
5. Then write the analysis function which calls these MNA setup functions. 
Analysis function of DC part is “simlibhome/source/analyses/dc.C”
tinclude “includes.h" 
tinclude “mna.h"
void do.dcsveepO
{
double ^sol,esoll,*sold,*soli;
int vsindex,iterno=l ,totaliter=0,itershow=circ->job.shouiter; 
double tim^vval;
// Get the index of the voltage source vhose 
// value will be swept
if ((vsindex =* circ->parent->vstable(circ->job.v8name))<0) { 
cerr«“Error in .dc card vs is not defined ! \n''; 
exit(l);
>
sol = new double[circ->totalsize] ; 
soli “ now double[circ->totalsize] ; 
sold = new double[circ*->totalsize] ;
for(int j=0;j<circ“>totalsize;j++) 8ol[j]=sold[j]=soli[j]=0.0;
// place of vs in NIA is no. of nodes + vsindex 
vsindex +“ circ->parent“>nodetablo.nofsymO ; 
circ“>job.outnames[strlon(circ->job.outnaines)] * *\0’; 
cout«·' VoltageC’«circ->job.vsnamo«'*) *'<<circ->job.outname8;
tim = clockO ;
set.NIAO;
j=0;
for (vval = circ->job.start; vval <* circ->job.stop;wal += circ“>job.step)
{
b[vsindex] = vval ;
for(j=0;j<circ->totalsize;j++) 8oli[j]=sol[j]; 
soli > VewtonRaph8on(sol,itemo); 
sol » new double[circ->totalsize]; 
for(j»0; j<circ->totalsize;j+···) {
8ol[j]=8oll[j];
>
totaliter +« iterno; // counts the iter no. 
output(vval,sol);
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if (itershow) 
cout<<iterno;
cout«"\n";
>
cout<<"\n total iteration » "«totaliter; 
tim » clockO - tim;
cout«"\ndc sweep time="<<tim/1000000<<" sec.\n"
>
“NewtonRaphson” function is implemented in file “simlibhome/methods/nr.C” . 
This funtion calls “set_MNA_nonlin” function, which calls the MNA setup 
functions of nonlinear elements. Of course, such special functions should 
be designed and added by the programmer according to the methods 
used.
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Chapter 4
CONCLUSION
In this thesis, some library functions to develop electronic circuit simulators are 
implemented. The collection of these functions is called as SIMLIB. The main 
property of SIMLIB is that modifications such as addition of new analysis types 
and methods can be applied easily. Besides, although this implementetion 
covers only some circuit elements, any device can be added to the simulation 
library with a little effort. To describe such additions and modifications, an 
example is given.
SIMLIB consists of an input parser, sparse and non-sparse matrix packages, 
a symbol table package, AC, DC, transient analyses, moment matching by 
using the AWE technique and some device classes including most commonly 
used ones, linear elements, capacitor, inductor, diode, transmission line, etc.
The programs are written in C + + , which is an object-oriented program­
ming language. The object-oriented feature has provided to write the program 
in a modular way. This modularity enables other programmers to get familiar 
with the program easily.
Since the aim was to build a development tool rather than to write a very 
fast or exteremely accurate simulator, simple models of the existing devices 
have been used, and the implementation has been restricted to a limited set of 
devices. As a result, the library can be easily modified and extended to include 
other devices.
The future work should concentrate on constructing new simulators in 
which some novel methods are examined. Applying new methods and ex­
tending the types of analyses, including new devices to SIMLIB, modifying the 
modules to make the program work faster and more accurately are some of the 
issues left to be investigated.
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Appendix A
SIMLIB MANUAL
It is almost the same as SPICE input deck. There are some differences which 
the users should be careful about. All the nodes can be either numeric or 
alphanumeric. There’s no value checks for the time being.
A .l  Elements
In the following, the formats of declaration of elements are listed.
1. Resistors
Rxxxxxx [nodel] [node2] [value]
2. Voltage Sources
Vxxxxxx [node+] [node-] [value]
3. Current Sources
Ixxxxxx [node-f] [node-] [value]
4. Capacitors
Cxxxxxx [node-f] [node-] [value]
5. Inductors
Lxxxxxx [node-b] [node-] [value]
6. Voltage Controlled Current Sources
Gxxxxxx [node-b] [node-] [controlling_node-b] [controlling_node-b] [value]
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7. Voltage Controlled Voltage Sources
Exxxxxx [node+] [node-] [controlling_node-|-] [controlling_node-f] [value]
8. Current Controlled Current Sources 
Fxxxxxx [node-f] [node-] [Vjiame] [value]
9. Current Controlled Voltage Sources 
Hxxxxxx [node-f-] [node-] [V_name] [value]
10. Diodes
Dxxxxxx [node-f] [node-] <is=[is_value]> <vt=[vt.value]>
11. Transmission lines
Txxxxxx [nodel] [node2] [node3] [node4] Z0=[value] F=[value] NL=[vaJue]
or
Txxxxxx [nodel] [node2] [node3] [node4] C=[value] D=[value] L=[value]
12. Two-ports
Yxxxxxx [nodel] [node2] [node3] [node4] (y l l )  (yl2) (y21) (y22)
Where yxx are the elements of admittance matrix ;
r  = yll yl2 
y21 y22
In two port representation (yxx) will be written as
((Po Pi P2 -Pn){qo qi i2-9m))
where
yxx =_ (po + Pi ■ W + P2 · + ... + Pn · w")
(qo + qi ■ tv +  g2 · +  — + 9n ·
(Note that a ’-H’ sign at the beginning will add the current line to the 
previous line.)
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A. 2 Analyses
1. DC analysis
Usage : .dc [V-name] [start-value] [stop-value] [step-value]
2. Transient analysis
Usage : .tran [step-time] [stop-time]
3. AC analysis
Usage : .ac [start Jreq] [stopJreqJ [step_freq]
A.3 Output formatting
1. Printing :
Usage : .print v(node) i(V_name)
( if only V or i is written magnitudes of the values axe printed.
other options :
vm,im : magnitude ;
vp,ip : pha^e ;
vr,ir : real part ;
vi,ii : imagimary part .)
2. Options :
Usage : .options <optionJist>
( list : lists the circuit (to see how the input deck is parsed), 
printmb : prints the MNA matrix and the source vector in every step for 
tracing what happens during the analyses (not recommended for large 
circuits.
iterno : Prints the number of iterations at every calculation point. )
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Appendix B
DATABASE
B .l Global Declarations
The most important global variables are the circuit structure and the matrix 
structure. See Appendix E, Section 2 for a detailed list.
B.1.1 Circuit
The circuit structure contains
• Device classes (includes every data and function related to)
• Lookup Tables (which are defined as classes) for indexing
• Models for the devices
• Jobs to be performed, style of the output
• Subcircuits
B .l .2 Devices
Devices are implemented as classes having required variables and functions. A 
device typically contains :
^The circuit structure declaration is in file “sim libhome/include/inp.h” .
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Device #1
Device #2
■
•
■
Device #n
Device Pointers
Node Table
— >
other Tables
s. Lookup Tables
Next INCIRC
Variables
INCIRC Structure
* N
INCIRC
Jobs
Models
Indexes
Variables
CIRCUITS Structure
Figure B .l: CIRCUITS Structure
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• Its occurance number in the subcircuit
• Node numbers used as the indexes into the MNA matrix
• Device values (e.g. resistence value for a resistor)
• Construction and destruction functions
• Functions for input parsing and circuit creation
• Stencils for MNA formulation (for each type of analysis)
• A listing function
Examples for two-termincJ devices:
• Capacitor
• Diode
• VCCS
• CCCS
• Inductor
• Voltage Source
• Current Source
• Resistor
Examples for four-terminal devices :
• Transmission Line
• Two port
B.2 Jobs
Jobs is the class responsible for reading the cards of an input deck. It sets the 
variables indicating whether a DC, AC or Transient analysis will be performed. 
It reads the model cards and also the option cards. It contains the format of 
the output style.
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B.3 Subcircuit
This is held by the recursive structure of the "circuit” . In every circ variable 
there’s a field of pointer pointing to another circ structure.
B.4 Matrix
There iire four Matrix Packages used in this program:
• Real Sparse Matrix Package
• Complex Sparse Matrix Package
• Real Non-Sparse Matrix Package
• Complex Non-Sparse Matrix Package
All of them are implemented as classes in C+-|-. In Appendix D the usage 
and the properties are explained.
44
Appendix C
STENCILS
In this part, the stencil functions of the elements are listed. 
Representation:
The following matrix equation is tried to be constructed.
Mx = b
where M is an n x n  matrix and x and b are vectors of length n.
n, is the index of node i of the element for the MNA matrix.M[n,, nj]+ = v a lu e means adding v a lu e into the entry of matrix M. 
= v a lu e means adding v a lu e into the n,·, n j entry of matrix M.
1. Resistor of value R
M[ni,ni]+ = G  
M[ni,n2]+ = - G
M [ n 2 ,n i ] +  =  - G  
M [n 2 ,T l2 ]+  =  G
G  =
2^
R
This is used at the initial set up of every analysis.
2. Independent Current Source of value I
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i>[^i]+ — —I
¿[^2]+ =  I
Used for all analyses.
3. Independent Voltage Source of value V 
n„ is the index of voltage source.
M [ni,n„]+  =  1
M [n„,n i]+  =  1 
M [T i2.,ny]+ = - 1
M [r iy ,n 2 ]+ = - 1
6[n„]+ =  V
Used for all analyses.
4. Current Controlled Current Source of value /?
ricv is the index of voltage source whose current is the controlling variable.
M[ni,ncv]+ =  ^
M[u2,ncv]+ =
5. Voltage Controlled Current Source of value g
rici and ric2 are indices of nodes of controlling voltage.
M[ni,ncl]+ = g
M[ni,n<:2]+ = - g  
M[n2,ncl]+ = - g  
Mfn2,nc2]+ = g
6. Capacitor of value C
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T ra n sie n t A n a ly s is  
For the first step:
A t
/e, =  a ,  · v;
Geq is inserted in MNA, for only once, as in the case of resistors. Currents are treated as shown in the current sources.
For the other steps:
hq — h  A-2 · Gea ■ Voeq  ^op
where At is the time step, V  is the initial voltage. Ip is the equivalent current at the last step , Vop is the voltage across capacitor at the last step.
A C  A n a ly s is
Geq =2irj  - f  C
where f is the frequency.
7. Inductor of value L
T r a n sie n t A n a ly s is
In this case, Thevenin equivalent is replaced. Therefore, an index for the access node and another index for the voltage source is needed. Call them n s  
and n„, respectively.
For the first step:
At
=  lilG.e<i
For the other steps:
Veq =  Vop-l· Ip!Geq
where A t is the time step, /,· is the initial current. Ip is the current through the voltage source computed at the last step , Vop is the voltage across inductor 
at the last step.
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Then the stencils will be as that of the resistor for Geq between nodes U2 and na, and as that of the voltage source for between nodes ni and Ua.
AC Analysis
r  1
2Tr; - f - L
where f is the frequency.
8. Diode
DC and Transient Analysis 
In the first step:
Ge, =  Is ·
/ „  =  I, ■ (e*'·'/''· -  1) -  a „  ■ K
— Geq
M [ni,n2]+ =  -Geq 
M [n 2,n i]-f =  — G e q  
M [n2,n 2]+ =  G e q  
^[^i]T “  leq
6[il2]+ = h q
In the other steps the differences in Geq and ieq iire calculated and inserted 
into the above entries.
9. Transmission Line
AC Analysis
The following equation will be inserted into matrix M.
explicitly,
Av + Bi = 0
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nl n4 —o
1 2 o .................... . c
n2 n3
Figure C .l: A Transmission Line
On 012
+
' hii ¿>12 *1
021 022 . 2^ . 621 ¿22 . *2 .
=  0
where,
011 — El
012 =
021 — E2IZQ
O22 =  0
611 =  ZQ · E2
b\2 — 0
621 =  El 
¿22 =  1
£^ i =  cosh{'yD) 
E2 — —sinh{'yD)
since
7  =  j2%fy/LC 
=  j2irfNLfF
V l CD =  NLIF
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Either ZO (characteristic impedance), F (frequency of the transmission line) and NL (normalized electrical length) or L (equivalent series inductance), C (equivalent shunt capacitance) and D (time delay) parameters may be given.
First of all a conversion is made, if L, C, D are given:
Z0 =
NLIF = s/LC-D
Then the stencil of the transmission line will be as (n,i and n,2 are indexes 
of the additional current variables):
M [n,i,n i] =  flu
M[n,i,n2] = -an 
M[n,1,713] = Oi2 
M[n,1,724] = -ai2
M[n,-2,Tli] =  021
M[«t2,«2] = -021 
M [ n i2 ,n z ] = 022 
M[t2,-2,«4] = -022
M [ n i i , n n ] = 61
M[t2,1,72,2] = 612 
M [72,•2,72,1] = 621 
M[72,-2, 72,2] = 622
Note that since the other devices have no effect on the entries of the trans­
mission line, sign is used. The following assignment is done only at the 
first step.
M [ t2i ,72,i] =  1
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•1 ^ . '2
nl
o —
n3
- o
n2
Y n4
O— —O
Figure C.2: A Two-port
M[n2,nn] =  - 1  
M[nz, n,-2] =  1 
A/[n4,n,2] =  - 1
10. Two-port ^
AC Analysis
The equation for two-port is:
yn y\2 V\ +
’ - 1 0
V2\ y22 _ V2 _ 0 - 1 t2
=  0
The stencils are as follows(n,i and n,2 are indexes of the additional current 
variables):
M [n.i,ni] =  yn
Af[n,i,n2] =  -y u
M[n,i,n3] =  yi2 
M[n,i,n4] =  -t/12
Af[n.2,ni] =  t/21 
M[Ui2 , U2] = - y 21
M[n,-2,n3] = y22
M[n,-2,n4] =  -V22
^The reader should check the declaration o f two-port in SIMLIB Manual.
51
Note that since the other devices have no effect on the entries of the two- port, “=” sign is used. The following assignment is done only at the first 
step.
M[n,i,n,i] = - 1
M[n,i,n,-2] =  0 
M[n,2,n.i] = 0 
M[n,-2,n,-2] =  -1
Af[ni,n,i] =  1
- M [ n 2 , n , l ]  =  - 1  
M [ n 3 , n,-2] =  1 
M[n4,n,-2] =  - 1
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Appendix D
MATRIX and TABLE 
PACKAGES
D .l Matrix packages
The directory of the matrix packages is “simlibhome/source/matdir/”. 
spm.C : real sparse matrix package. 
cspm.C : complex sparse matrix package. 
realnsp.C : real non-sparse matrix package. 
comnsp.C : complex non-sparse matrix package.
The functions of c sp m  are :
Cspm ♦Cspmcreate(int n, int m);
void spmdestroyCCspm *sa);
complex getelem(Cspm *in,int k, int 1);
int putelem(Cspm *in,int k,int 1, complex x);
int addelem(Cspm *in,int k,int 1, complex x);
void spmprint(Cspm *sa);
complex *mspmsolve(Cspm *in,complex *b);
C s p m  is the complex sparse matrix structure. Creation function is C s p m -  
crea te function, p u te le m  and a d d elem funtions are used to form the matrix.
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m sp m so lv e takes an nxn complex matrix (M) and nxl complex vector (b) and returns the vector that is the result of x = M~^b.
spm is the same as cspm, but its variable type is sp m .
The functions of realnsp are:
Rmat R,R1,R2; (declation of matrices) 
double r;
int i,j; (indices)
operators defined :
R[i][j] = r; (assignment of an entry
of the matrix R)
R=R1;
R=R1+R2;
R=R1-R2;
(addition of matrices) 
(subtraction of matrices) 
R=r*Rl; R=Rl*r; R=R1*R2; (multiplication) 
R=!R1; (transpose)
R=RKR2; (R = inv(Rl) * R2)
R=R1IR2; (hconcat)
R=Id(n,m); (Identity matrix with size nxn 
and diogonal value m (if not 
given its value is 1))
R=Id(Rl); (Identity matrix with size of Rl) 
R=R1/R2; (R = Rl*inv(R2)) 
print(R);
+=,-=,*=,/=,<=,1= operators are also defined.
comnsp is the same as realnsp, but its variable type is Crnat.
D.2 Table Package
The file is “simlibhome/source/misc/table.C”. The following is the include file 
of table.C.
class symtab
{
int n,nup,std;
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public:
symtabO;
"symtabO;
int nofsymO;
void deletesym(int i);
void cleamreplicasO;
void sortneimesO;
int index(char *name);
int operatorO (char* name);
void printnamesO;
char *operator[] (int k) ;
int put sym( char *neune) ;
};
char **names;
For example, for a declaration as, 
symtab st;st.putsym(symbol-name); puts symbol sy m b o L n a m e in table s t , returns the 
number of symbols.st.index(symbol-name); or st(symbol_name); returns the index of symbol sy m -  
h o L n a m e in table st, uses sorting and cleaning replicas. 
st[i]; returns the name of the symbol at the entry. 
st.nofsym(); returns the number of symbols in table st.
The other functions are self-explanatory.
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Appendix E
LISTINGS
E .l Simlib Directory Structure
simlibbome/ •
total 8
drwxr-xr-x 2 yazgan 612 Oct 24 12:62 bin/
drwxr-xr-x 2 yeizgan 612 Oct 24 12:65 examples/
drwxr-xr-x 2 yazgain 612 Oct 24 13:34 include/
drwxr-xr-x 2 yaizgan 1024 Oct 24 13:32 lib/
drwxr-xr-x 2 yeizgan 612 Oct 23 11:15 man/
drwxr-xr-x 2 yeizgan 612 Oct 23 11:16 manual/
drwxr-xr-x 8 yaizgan 1024 Oct 24 13:32 source/
drwxr-xr-x 2 y2Lzgaoi 612 Oct 24 14:15 tutorial/
bin:
total 620
-rwxr-xr-x 1 yazgan 328078 Oct 24 12:63 simgcc*
-rwxr-xr-x 1 yazgan 180224 Oct 23 18:35 simlib*
examples:
total 6
-rw-r— r— 1 yazgan 212 Oct 24 13:04 acdene
-rw-r— r— 1 yazgein 99 Oct 23 19:01 dedene
-rw-r— r— 1 yazgan 133 Oct 23 19:30 ind
include:
(compiled by g++) 
(compiled by CC (Saber))
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total 26 
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-r— r— r—  
-rw-r— r—  
-r— r— r—  
-rw-r— r—
1 yazgan 1047 Oct 24 13:30 comnsp.h
1 yazgan 1582 Oct 23 11:19 cspm.h
1 yazgan 985 Oct 23 16:50 íourtenn.h
1 yazgan 827 Oct 23 15:47 globals.h
1 yazgan 351 Oct 23 15:57 includes.h
1 yazgan 1381 Oct 23 15:37 inp.h
1 yazgan 467 Oct 23 11:19 insert.h
1 yazgan 323 Oct 23 15:47 jobs.h
1 yazgan 389 Oct 23 11:19 mna.h
1 yazgan 100 Oct 23 14:57 models.h
1 yazgan 499 Oct 24 13:34 moment.h
1 yazgan 245 Oct 23 11:19 myread.h
1 yazgan 1124 Oct 24 13:30 realnsp.h
1 ycLZgcLn 1454 Oct 23 11:19 spm.h
1 yazgan 2502 Oct 23 11:19 subckt.h
1 yazgan 485 Oct 23 11:19 table.h
1 yeizgan 2516 Oct 23 16:50 twoterm.h
lib:
total 758
-rw-r— r— 1 yazgcLn 3648 Oct 23 18:46 ac.o
-rw-r— r— 1 yazgan 4672 Oct 23 18:46 capacitor.©
-rw-r— r— 1 yaizgan 5224 Oct 23 18:46 cccs.o
-rw-r— r— 1 yctzgsin 4648 Oct 23 18:46 cs.o
-rw-r— r— 1 yeizgan 27144 Oct 23 18:46 cspm.o
-rw-r— r— 1 yazgan 4188 Oct 23 18:46 de.o
-rw-r— r— 1 ycLZgan 14388 Oct 23 18:46 device. 0
-rw-r— r— 1 yazgan 5392 Oct 23 18:46 diode. 0
-rw-r— r— 1 yetzgan 5272 Oct 23 18:46 dojob.o
-rw-r— r— 1 yazgan 5796 Oct 23 18:46 inductor.©
-rw-r— r— 1 yazgan 2612 Oct 23 18:46 insert.©
-rw-r— r— 1 yaizgan 5808 Oct 23 18:46 jobs.o
-rw-r— r— 1 yazgain 8724 Oct 23 18:47 liban.a
-rw-r— r— 1 yazgan 90030 Oct 23 18:47 libdev.a
-rw-r— r— 1 yazgan 21570 Oct 23 18:47 libinp.a
-rw-r— r— 1 yaizgan 9450 Oct 23 18:47 libmet.a
-rw-r— r— 1 yazgan 18114 Oct 23 18:47 libmisc.a
-rw-r— r— 1 yazgan 142606 Oct 24 12:48 libsimgcc.a
-rw-r— r— 1 yazgan 200838 Oct 23 18:47 libsimlib.a
-rw-r— r— 1 yeizgan 53334 Oct 23 18:47 libsp.a
-rw-r— r— 1 yazgan 5268 Oct 23 18:46 mna.o
-rw-r— r— 1 yazgan 4856 Oct 23 18:46 myread.o
-rw-r— r— 1 yeizgan 3132 Oct 23 18:46 nr.o
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-rw~r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—  
-rw-r— r—
1 yaLZgeüi 1636 Oct 23 11:18 readdene.o
1 yazgan 6224 Oct 23 18:46 resistor.o
1 yazgan 2908 Oct 23 18:46 simmain.o
1 yazgan 20768 Oct 23 18:46 spm.o
1 yazgan 4224 Oct 23 18:46 subckt.o
1 yazgan 3020 Oct 23 18:46 table.o
1 yazgan 16200 Oct 23 18:46 treoisline.o
1 yazgan 20812 Oct 23 18:46 twoport.o
1 yazgan 6844 Oct 23 18:46 vccs.o
1 yazgan 6688 Oct 23 18:46 vs.o
man: 
total 0
manual: 
total 0
source: 
total 73
-rw-r— r— 1 yaizgan 29209 Oct 24 12:46 Makefile
-rw-r— r— 1 yazgain 3903 Oct 23 14:02 Makefile.gcc
drwxr-xr-x 2 yeLZgan 612 Oct 23 19:46 analyses/
-rw-r— r— 1 yazgan 4702 Oct 23 19:46 center.prj (prj
drwxr-xr-x 2 yazgan 612 Oct 23 18:60 devdir/
drwxr-xr-x 2 yazgan 612 Oct 23 18:06 input/
drwxr-xr-x 2 yeüzgcin 612 Oct 24 13:34 matdir/
drwxr-xr-x 2 yaüsgan 612 Oct 23 18:60 methods/
drwxr-xr-x 2 yazgan 612 Oct 24 12:63 mise/
source/analys(es:
total 8
-rw-r— r— 1 yazgan 1334 Oct 23 17:24 ac.C
-rw-r— r— 1 yazgein 1387 Oct 23 17:26 dc.C
-rw-r— r— 1 jazgaiL 1237 Oct 23 19:46 tran.C
source/devdir;
total 42
-rw-r— r— 1 yazgan 2961 Oct 23 16:64 capacitor.C
-rw-r— r— 1 yazgan 2607 Oct 23 16:66 cccs.C
-rw-r— r— 1 yazgan 1984 Oct 23 16:66 cs.C
-rw-r— r— 1 yazgan 2394 Oct 23 16:66 diode.C
-rw-r— r— 1 yazgan 3661 Oct 23 16:69 inductor.C
-rw-r— r— 1 yazgan 2412 Oct 23 16:69 resistor.C
-rw-r— r— 1 yazgein 2623 Oct 23 17:31 subckt.C
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-rw-r— r— 1 yazgan 5694 Oct 23 17:00 transline
-rw-r— r— 1 yazgan 7174 Oct 23 17:02 twoport.C
-rw-r— r— 1 yazgan 2776 Oct 23 17:02 vccs.C
-rw-r— r— 1 yazgan 3250 Oct 23 17:02 vs.C
source/input:
total 12
-rw-r— r— 1 yazgan 8603 Oct 23 15:59 device.C
-rw-r— r— 1 yazgan 3045 Oct 23 15:59 jobs.C
source/matdir
total 89
-rw-r— r— 1 yazgan 11247 Oct 24 13:30 comnsp.C
-rwxr-xr-x 1 yazgan 28285 Oct 23 11:17 cspm.C*
-rw-r— r— 1 yazgaüi 2588 Oct 24 13:33 moment.C
-rw-r— r— 1 yazgan 12382 Oct 24 13:30 realnsp.C
-rw-r— r— 1 yazgan 5391 Oct 24 13:34 roots.C
-rw-r— r— 1 yazgan 27687 Oct 23 11:17 spm.C
source/methods:
total 6
-rw-r— r— 1 yazgan 3699 Oct 23 17:20 mna.C
-rw-r— r— 1 yazgan 1270 Oct 23 17:22 nr .C
source/misc:
total 13
-rw-r— r— 1 yazgan 1975 Oct 23 17:42 dojob.C
-rw-r— r— 1 yetzgan 975 Oct 23 17:09 insert.C
-rw-r— r— 1 yazgan 2093 Oct 23 17:11 myread.C
-rw-r— r— 1 yeizgan 616 Oct 24 12:53 simmain.C
-rw-r— r— 1 yazgan 4223 Oct 23 17:13 table.C
tutorial:
total 17
-rw-r— r— 1 ycLZgan 5500 Oct 24 14:13 readme
E.2 Global variables and functions
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#define ISDEF le-15 
#define VTDEF 0.025875
#define MAXCOLNO 130 // max column for input file
extern char mess[80]; 
extern void errormessO;
extern int get_index(incirc *curcirc,char ♦indexname);
extern int lineno;
extern circuits *circ;
extern spm *M;
extern double *b;
extern Cspm *CM;
extern complex *cb;
extern void output(double ilk,double ♦sol);
extern void output(double ilk,complex ♦sol);
extern void printMbO;
extern void do^tramO;
extern void do_dcsweep();
extern void do_ac();
extern void do_job();
extern double ♦Newt onRaphs on (double ♦x,int ftitemo);
extern double ♦do_dc(double ♦sol,double ♦sold,int ftiterno);
extern void errormessO;
extern int get_index(incirc ♦cureire,chair ♦indexname);
E.3 Two terminal device classes
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typedef struct pulsedef { // Spice compatible pulse definition
double vl,v2,td,tr,tf,pw,per;
} pulse;
class res {
int resno,count; 
int *nl,*n2; 
double *val;
public:
resO ;
"resO ;
void first_pass(incirc *curcirc);
void create_f ieldO ;
void second_pass(incirc *curcirc);
void set_MNA();
void set_CMNA();
void list_all();
>;
class vs {
int vsno,count; 
int *nl,*n2; 
double *val; 
int ♦index; 
pulse *vpulse;
public:
vs() ;
*vs() ;
void first_pass(incirc *curcirc) ;
void create_f ieldO;
void second_pass(incirc *curcirc);
void set_MNA();
void set_CMNA();
void list_all();
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} ;
class cs {
int csno,count; 
int *nl,+n2; 
double *val; 
pulse *cpulse;
public:
cs() ;
'csO ;
void first_pass(incirc *curcirc) ; 
void create^f ieldO ; 
void second_pass(incirc *curcirc); 
void set.MNAO;
void set_MNA(Cspm *M , complex *b); 
void list_all();
>;
class vccs {
int vccsno,count; 
int ♦nl,*n2,*ncl,*nc2; 
double *val;
public:
vccsO ;
"vccsO ;
void iirst_pass(incirc *curcirc) ;
void create_f ieldO;
void second_pass(incirc ♦curcirc);
void set_MNA();
void set.CMNAO;
void list^allO;
} ;
class cccs {
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int cccsno,count;
int *nl,♦n2,*cont_index;
double *val;
public:
cccsO ;
“cccsO ;
void first_pass(incirc *curcirc) ;
void create^f ieldO ;
void second_pass(incirc *curcirc);
void set_MNA();
void set_CMNA();
void list_all();
>;
class cap {
int *nl,*n2,count;
double *val,*ic,*Ieqp,*Geqp;
public:
int capno;
capO ;
'capO ;
void first_pass(incirc *curcirc); 
void create_iield(); 
void second_pass(incirc ♦curcirc); 
void init.MNAO;
void set_MNA(double ♦sol,double dT); 
void set_CMNA(double ireq); 
void list^allO;
} ;
class ind {
int *nI,*n2,*n3,count; 
double ♦val,*ic,*Geqp; 
int *index;
public:
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indO ;
"indO ;
void first_pass(incirc *curcirc); 
void create^f ieldO; 
void second.pass(incirc *curcirc); 
void init_MNA(spm , double *b); 
void init_MNA(Cspm *M , complex *b);
void set_MNA(spm , double *b,double *sol,double dT); 
void set_init_CMNA(double freq); 
void set_CMNA(double freq); 
void list.allO;
int indno;
} ;
class diod {
int ♦nl,*n2,count; 
double *is,*vt,*Ieqp,*Geqp;
public:
int diodno;
diodO ;
"diodO ;
void first_pass(incirc ♦curcirc); 
void create_f ieldO ; 
void second_pass(incirc *curcirc); 
void set_MNA(double *sol); 
void list_all();
} ;
E.4 Four terminal device classes
class tline {
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int *nl,*n2,*n3,+n4,♦index1,*index2,count; 
double ♦Z0,*F,*NL,*C,*L,+D; 
public:
int tlineno;
tlineO ;
"tlineO ;
void first_pass(incirc *curcirc); 
void create^fieldO; 
void second_pass(incirc ♦curcirc); 
void init_MNA(spm *M , double *b); 
void init_MNA(Cspm , complex *b); 
void set_init_CMNA(double freq); 
void set_CMNA(double freq); 
void list_all();
} ;
class twoport {
int *n1,*n2,+n3,*n4,* index1,* index2,count; 
polrat *all,+al2,*a21,*a22;
public:
int twoportno;
twoport() ;
"twoportO ;
void first_pass(incirc *curcirc); 
void create_field(); 
void second_pass(incirc ♦curcirc); 
void init_MNA(spm *M , double *b); 
void init_MNA(Cspm , complex +b); 
void set_init_CMNA(double ireq); 
void set_CMNA(double ireq); 
void list_all();
} ;
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E.5 Moment class
extern complex *roots(int degree, double *coeff);
class Moment {
Rmat Int;
Rmat Der; 
int iirstjlast;
public :
Moment(int in, int dn, double *1, double *D); 
Moment(int in, int dn);
Moment(Rmat I,Rmat D);
"Moment 0;
doubleft operator[](int n);
friend Rmat coefficients(Moment &in);
friend Rmat momlow(Moment ftin);
friend void print(Moment &in);
friend Cmat residues(Moment &in,Cmat ftpol);
} ;
extern Cmat poles(Rmat &in);
E.6 Jobs class
class jobs { 
public:
char outnamesClOO];
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double start,stop,step; 
char vsname[20];
int list,tranok,acok,dcok,aweok,printmb,showiter; 
int *outindex,*outform,outputno;
jobsO ;
"jobsO ;
void read.tranO; 
void read_ac(); 
void read_dc(); 
void read.outputO; 
void read.optO; 
void read_model();
} ;
E.7 M N A setup functions
extern void ins_M(spm *M,int row,int col,double vail); 
extern void ins_b(double *b,int row, double val); 
extern void ins.M(Cspm *M,int row,int col,complex val); 
extern void ins_b(complex *b,int row, complex val); 
extern void put_M(spm *M,int row,int col,double val); 
extern void put_b(double *b,int row, double val); 
extern void put_M(Cspm *M,int row,int col,complex val); 
extern void put_b(complex *b,int row, complex val); 
extern int MNAindex(int i,indbuf ♦buff);
extern void set_CMNA_incond();
extern void set_CMNA(double f);
extern void set_MNA();
extern void set_MNA_nonlin(incirc ♦cureire,double ♦sol); 
extern void set_MNA_dyn(double ♦sol); 
extern void set_MNA_incond();
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Appendix F
EXAMPLES
F .l DC sweep analysis of a BJT inverter
The circuit given in Fig. F.l is a three stage BJT inverter. The input deck is 
as follows. Instead of BJTs, their Ebers-Moll model is inserted.
♦♦♦Three stage BJT inverter
vs 1 0 0
vcc 8 0 5
Rbl 1 5 10000
Rcl 8 2 1000
Rb2 2 6 10000
Rc2 8 3 1000
Rb3 3 7 10000
Rc3 8 4 1000
dbcl 5 9 
dbel 5 10 
dbc2 6 11 
dbe2 6 12 
dbc3 7 13 
dbe3 7 14
vbcl 9 2 0  
vbel 10 0 0 
vbc2 11 3 0
68
vbe2 12 0 0 
vbc3 13 4 0 
vbe3 14 0 0
fcbl 2 5 vbel 0.99 
febl 0 5 vbcl 0.66 
fcb2 3 6 vbe2 0.99 
feb2 0 6 vbc2 0.66 
fcb3 4 7 vbe3 0.99 
feb3 0 7 vbc3 0.66
.dc vs 0 5 0.05 
.print v(2) v(3) v(4) 
.options iterno 
.end
The input voltage is swept from 0 to 5 volts. The output waveforms at the collectors of the BJTs are shown and compared with the SPICE outputs in 
Fig. F.2. SPICE and SIMLIB results are indistinguishable.
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Figure F.2: Output w^eiorms BJT inverter
F.2 AC analysis of a transmission line circuit
For AC analysis, an example circuit having dynamic elements and a transmis­
sion line is given. The circuit is shown in Fig. F.3. The input deck is as 
follows.
***AC example 
rl 0 2 100 
11 2 1 le-9 
cl 2 1 le-12 
vs 1 0 1 
gl 0 3 2 0 0.01 
r2 3t 0 100
tl 3 0 3t 0 Z0=50 F=1732Meg NL=.069444
.ac IG lOG lOOMEG
.print vm(2) vp(2) vm(3t) vp(3t)
♦ .options list itemo printmb 
. end
70
Cl
R2
The frequency range is 1 Gigahertz to 10 Gigahertz. The magnitude and phase of the output at node 4 is given in Fig. F.4. SPICE and SIMLIB results are indistinguishable.
frequency . . . .Figure F.4: Frequency response of the transmission line circuit
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F.3 Transient analysis of a nonlinear dynamic 
circuit
An example circuit having a diode as a nonlinear element and a capacitor is given in Fig. F.5. And the transient response of the circuit is shown in Fig. 
F.6. Again, SPICE and SIMLIB results are indistinguishable. The input deck 
is as follows:
***tremsient example
vs 1 0 10
rl 1 2 500
dl 2 4
r3 4 0 100
r2 2 3 500
cl 3 0 le-5 ic=-5
.tran 0.0001 0.01 
.print v(2) i(vs) v(3) 
.options list 
. end
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C O
Time(sec)Figure F.6: Transient response of tne example circuit
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